OATAO is an open access repository that collects the work of Toulouse researchers and makes it freely available over the web where possible.

This is an author’s version published in: http://oatao.univ-toulouse.fr/20013

**To cite this version:**

Any correspondence concerning this service should be sent to the repository administrator: tech-oatao@listes-diff.inp-toulouse.fr
A generic method of Pulse Width Modulation applied to 3-Level T-type NPC inverter

Simon Cailhol, Paul-Etienne Vidal and Frédéric Rotella
Laboratoire Genie de Production (LGP), Université Fédérale de Toulouse, INPT/ENIT, 47 avenue d’Azereix, 65016 Tarbes Cedex, France.
Email: {simon.cailhol; paul-etienne.vidal; frotella}@enit.fr

Abstract—This paper illustrates the application of a method based on the resolution of linear systems to an uncommon inverter switching cell. This study describes the mathematical model of the modulated inverter leg associated at the considered structure. The generalized inverse of a matrix is used to generate the admissible conduction rates. Among the modulation strategies obtained, three specific modulation schemes are proposed and discussed thanks to the generic mathematical standpoint used.

I. INTRODUCTION

Electrified systems are of growing importance in many applications developed today. Among them, some widespread common applications such as, pipeline pumps [1], fans [2], water pumping stations [3], traction applications [4] concern medium voltage converters. New trends for converter design, emerging from eco-friendly applications are nowadays studied such as grid integration of renewable-energy sources [5], reactive-power compensation [6] in order to maximize the system efficiency and so on. It is noted that these applications need a control over the exchanged energy. Consequently, the converter architecture mainly concerns inverter topology.

Emergence of wide band gap semi-conductors combined with new limits for usual silicone devices leads to new interest for developing original inverter topologies. Indeed, studies work on the correlation of a given architecture and its dedicated modulation strategy with an application. Among these studies, the multi-levels architecture and particularly those using the Neutral Point Clamped were widely studied. Firstly dedicated to high power application, a spin-off topology, named three level T-type converter - $3LT^2C$, is under interest. Effectively, this topology benefits of its ability at being used in high power photovoltaic systems [7], as well as variable speed drives for low voltages applications, [8]. Moreover, it has been demonstrated that a $3LT^2C$ increases the converter efficiency compared to similar multilevel inverters, with respect to power losses, and more precisely compared to a 3-levels Neutral Point Clamped -NPC- topology, [9], [13].

Studies demonstrated that the modulation strategy of a 3-level NPC can also be applied to this topology. Indeed, usual carrier based Pulse Width Modulation - PWM associated with 2 carriers waveforms [10], or Space Vector Modulation - SVM which allows harmonic selection [11], have been successfully tested. Nevertheless, the major drawbacks of such inverter topology concern the control of the common mode voltage or the unbalance voltage of DC input sources. Most of the modulation strategies aim at solving these topology drawbacks.

It appears to our knowledge that it does not exist any generic modulation model of $3LT^2C$ converter. The aim of the study is to adapt the modeling technique proposed in [12] in order to establish a generic inverter modulation model of such structure, that can match the following criteria:

- to be applied to carrier based PWM;
- to be extended to SVM principles;
- to highlight how to implement a generic modulation scheme;
- to define modulation admissible solutions.

The first part of the paper is devoted to describe the considered structure and proposes a mathematical model. The second part deals with determination of control strategies by using a generic mathematical method. Finally, among the whole solution set, 3 specific modulation strategies are highlighted and discussed.

II. T-TYPE SWITCHING CELL

From a practical point of view, a $3LT^2C$ inverter is made of three legs based on a common switching cell structure. The switching cell can be built from 2 ideas, as illustrated in Fig. 1. This figure depicts electrical equivalent circuits of available commercial modules. As far as the modulation model is concerned, the switching cell can be considered as three elementary ideal switches, associated to two independent and perfect input voltage sources as illustrated in Fig. 2.

The inverter cell considered is made of three switches, named $K_1$, $K_2$, $K_3$ respectively. As this cell is an elementary switching cell, only one switch can be turned on at once.
Fig. 2. Elementary cell structure.

Fig. 3. Example of a switching sequence.

Moreover, due to the switches connection, there is no short-circuit of the input voltage sources. Each switch is able to apply a given voltage to the output line $v_{lo}$ as given in Table I. The other possibilities are not allowed.

<table>
<thead>
<tr>
<th>$K_1$</th>
<th>$K_2$</th>
<th>$K_3$</th>
<th>$v_{lo}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>$E$</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>$E/2$</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>$T_{sw}$</th>
<th>$K_1$</th>
<th>$K_2$</th>
<th>$K_3$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Fig. 3 gives an example of a switching sequence and the corresponding line voltage during $T_{sw}$. For notational comfortness, the switching frequency $f_{sw} = 1/T_{sw}$ is used in the following of the paper.

As exemplified in Fig. 3, $t_1$ is the time when $K_1$ is closed. Then $K_2$ is switched on from $t_1$ to $t_2$, and finally $K_3$ between $t_2$ and $T_{sw}$. Let us define, $\tau_i$, $i \in \{1; 2; 3\}$ as the conduction rates of switch $K_i$ over $T_{sw}$:

\[
\begin{align*}
\tau_1 &= \frac{t_1}{T_{sw}} \\
\tau_2 &= \frac{t_2 - t_1}{T_{sw}} \\
\tau_3 &= \frac{T_{sw} - t_2}{T_{sw}}.
\end{align*}
\] (1)

Let us denote $a_1$ and $a_2$ as

\[
\begin{align*}
a_1 &= \tau_1 \\
a_2 &= \tau_1 + \tau_2.
\end{align*}
\] (2)

The switching time $t_1$ and $t_2$ are used for command orders generation. They are then obtained comparing $a_1$ and $a_2$ to a sawtooth signal defined between 0 and 1 at frequency $f_{sw}$ as illustrated in Fig. 4. It is noted that the command order for $K_3$ is obtained thanks to $T_{sw} - t_2$. It is obvious that these values of $c_i$ are deduced from Tab. I. Consequently, this modulation scheme ensures only one or zero switching, of a given switch within $T_{sw}$.

Such elements lead to the expression of the mean value of the line voltage over the switching period, noted $V_{lo}$, as

\[
< v_{lo} >_{T_{sw}} = V_{lo} = \frac{E}{2} (-a_1 - a_2) + \frac{E}{2}.
\] (3)

Defining $V_{lo}^* = V_{lo} - \frac{E}{2}$ leads to the relationship

\[
V_{lo}^* = -\frac{E}{2} A a
\] (4)

where $A = \begin{bmatrix} 1 & 1 \end{bmatrix}$ and $a = [a_1 \ a_2]^T$. Immediately, an advantage of such a model appears: a carrier based modulation scheme is used, associated with a single carrier easily generated. The control strategy vector $a$ appears as the solution of the linear system described in (4).
III. Control strategies

A. Generic solutions

\[ \text{rank}(A) = \text{rank}[A V] \] thus, the system model (4) is consistent. Due to the fact that \( \text{rank}(A) = 1 \), while the number of columns of \( A \) is \( n = 2 \), it exists an infinity of solutions for \( a \). Consequently, some degrees of freedom will be highlighted. It will be demonstrated in the following section how to accurately determine these degrees of freedom. Let us denote \( V^*_r \) the voltage which should be obtained when measuring \( V_0 = \frac{E}{7} \). The set of solutions to modulate the reference voltage \( V^*_r \) is thus defined using the generalized inverse theory [15]. Among the possible generalized inverse of \( A \), the pseudo-inverse, denoted \( A^\dagger \), will be used. It is unique and because \( A \) is full row rank matrix [15], a simple expression for \( A^\dagger \) can be computed:

\[
A^\dagger = (A A^T)^{-1} A^T = \frac{1}{2} \begin{bmatrix} 1 & 1 \\ 1 & 1 \end{bmatrix}.
\]

(5)

Thus the solution of (4) can be written

\[
a = -\frac{2}{E} A^\dagger V^*_r + (I - A^\dagger A) z
\]

(6)

where \( z \) is an arbitrary 2-dimensional vector. Then, the solutions can be split in two parts summed up as:

- a fixed solution: \(-\frac{2}{E} A^\dagger V^*_r \), which can be written \( a_{\text{ref}} = [1 \ 1]^T \) with \( a_{\text{ref}} = -\frac{1}{E} V^*_r \);
- a free solution \((I - A^\dagger A) z\).

Looking at the free solution, it appears that some degrees of freedom are revealed from \((I - A^\dagger A) z\). The number of degrees of freedom \( n_\lambda \) is

\[
n_\lambda = \text{dim}(\text{Ker}(A)) = n - \text{rank}(A) = 1.
\]

(7)

To express the degree of freedom \( \lambda \), the goal is to define a \((n \times n_\lambda)\) sized matrix \( M \) such as, it exists a \( N \) matrix as \( M N = I - A^\dagger A \) and \( N \leq \lambda \). This factorization is not unique. Nevertheless, the maximal rank factorization eases the degree of freedom exhibition such as

\[
(I - A^\dagger A) z = \begin{bmatrix} 1 & -1 \\ -1 & 1 \end{bmatrix} z = \begin{bmatrix} -1 & 0 \\ 0 & 1 \end{bmatrix} \lambda.
\]

(8)

Finally, the final control vector is obtained as

\[
a = a_{\text{ref}} + \lambda \begin{bmatrix} 0 \\ 1 \end{bmatrix}.
\]

(9)

B. Implementation constraints

Among the solution set expressed in (9), some solutions are constrained from the system considered. Indeed, components of \( a \) have to be in \([0, 1]\), and, they are to be ordered. Finally, three main relationships are taken into account:

- \( 0 \leq a_1 \leq 1 \), applied to \( a_1 \) and \( a_2 \) respectively in order to check the linearity functioning zone of the inverter. Consequently, it is obvious that over-modulation is not concerned by this modelling method;
- \( a_2 \geq a_1 \) because \( t_2 - t_1 \geq 0 \) to avoid short-circuit of the upper voltage source. This ensures the feasibility of the switching sequence illustrated in Fig. 4.

All the physical constraints can be summarized with

\[
0 \leq a_1 \leq a_2 \leq 1.
\]

(10)

Therefore, the first step in order to set the degree of freedom of the system, aims at guaranteeing the practical conditions compatibility for implementation. To do so, lower and higher margins for the degree of freedom \( \lambda \), respectively \( \lambda_{\text{low}} \) and \( \lambda_{\text{high}} \), are defined such as

\[
\lambda_{\text{low}} \leq \lambda \leq \lambda_{\text{high}}.
\]

(11)

Taking into account the constraint \( a_2 \leq 1 \) allows to define a limit

\[
a_2 = a_{\text{ref}} + \lambda \leq 1
\]

\[
\Leftrightarrow \lambda \leq 1 - a_{\text{ref}}.
\]

(12)

In a similar manner, another limit for \( \lambda \) is expressed and computed from the constraint \( 0 \leq a_1 \):

\[
a_1 = a_{\text{ref}} - \lambda \geq 0
\]

\[
\Leftrightarrow \lambda \leq a_{\text{ref}}.
\]

(13)

The third constraint leads to

\[
\lambda \geq 0.
\]

(14)

Finally, the boundaries for \( \lambda \) given in (11) are set, thanks to (12) (13) and (14) so that:

\[
\begin{align*}
\lambda_{\text{low}} &= 0 \\
\lambda_{\text{high}} &= \min(a_{\text{ref}}, 1 - a_{\text{ref}}).
\end{align*}
\]

(15)

As a first consequence, the maximal (resp. minimal) \( V_{lo} \) is \( \frac{E}{2} \) (resp. \( -\frac{E}{2} \)). Thus, the maximal fundamental magnitude of a modulated sinusoidal waveform of such a structure, is \( \frac{E}{2} \).

To conclude, all positive \( \lambda \) chosen between the margins expressed in (15) satisfies (10). Thus, Eq. (15) guarantees the linearity of the modulation function.

However, \( \lambda \) still has to be defined among this interval. Fig. 5 depicts the fixed solution \( a_{\text{ref}} \) and the margins \( \lambda_{\text{low}} \) and \( \lambda_{\text{high}} \).

The domain in which \( \lambda \) satisfies the system constraints is highlighted. The magnitude of the reference voltage is here set first at \( \frac{E}{4} \) (from \( t = 0 \) to 50 ms) and then at \( \frac{E}{2} \) (from \( t = 50 \) to 100 ms). When the magnitude of the reference voltage equals \( \frac{E}{2} \), at some points, the only \( \lambda \) satisfying the system constraint is \( \lambda = 0 \).

C. Setting specific solutions

In this study three \( \lambda \) are considered:

1) \( \lambda = \lambda_{\text{low}} = 0 \) defines \( t_1 = t_2 \), leading to a classical switching cell by not using \( K_2 \);
2) \( \lambda = \lambda_{\text{high}} \) fixes \( t_1 = 0 \) or \( t_2 = T_{sw} \), leading to a reduction of the switching losses (\( K_1 \) or \( K_3 \) is not used) while getting \( \frac{E}{2} \) edges on \( V_{lo} \);
3) \( \lambda = \frac{\lambda_{\text{low}} + \lambda_{\text{high}}}{2} \) leading to the maximization of the time between the switching (\( \lambda \) is as far from \( \lambda_{\text{low}} \) and from \( \lambda_{\text{high}} \).
A Scilab [16] testbench based on the switching cell given in Fig. 2 has been developed to test the three strategies proposed. The cell is connected to a $E = 100$ V DC bus. The switching frequency is set at $f_{sw} = 10$ kHz. The three modulation strategies have been tested by modulating a $50$ Hz $50$ V peak sinusoidal waveform.

The proposed strategies are able to generate a signal which fundamental correspond to the desired reference voltage.

A. $\lambda = \lambda_{low} = 0$

This strategy introduces no shift between $a_1$ and $a_2$ (Fig. 6). Consequently, the switch $K_2$ is not used - $K_2$ is off - and the switching cell is working as a usual two-levels/two-switches cell (Fig. 7). They are plotted for half a period of the sinusoidal waveform. On the one hand, $K_2$ never switches which reduces the switching losses by reducing the number of switching at each switching period. On the other hand, this strategy increases the harmonic distortion of the switched current, due to the lower number of switching. Moreover, the high magnitude of the switching edges, $\Delta v_{lo} = E$ seems to be an important factor - and also a drawback - concerning resonance phenomenons as well as overall quality of currents induced.

B. $\lambda = \lambda_{high}$

Choosing $\lambda = \lambda_{high}$ introduces a difference between $a_1$ and $a_2$ as illustrated in Fig. 8. The three switches are thus used as displayed in Fig. 6. However, this figure points out that $K_2$ is switched all along the period of $V_{ref}$, while $K_1$ and $K_3$ are used on half a period only. Such a strategy leads to clamp alternatively the time rates to 0 for $a_1$, and 1 to $a_2$. Indeed, $K_1$ and $K_3$ are only used during the lower, respectively higher, part of $V_{ref}$. Similarly as the previous strategy, it can be guaranteed some low switching losses, and high harmonic distortion also. Let us notice that this strategy does not suffer from the same drawback as the resonance sensitivity is concerned. Indeed, the voltage edge is smaller: $\Delta v_{lo} = \frac{E}{2}$.

C. $\lambda = \frac{\mu_{low} + \mu_{high}}{2}$

This strategy involves all the switches of the cell at each switching period. It implies no saturation of $a_1$ at 0 or $a_2$ at 1 for more than one switching period, as shown in Fig. 10. Thus, compared to previous strategies already described, it leads to an increase of the switching losses: three switching occur at each switching period (Fig. 9). A first advantage is to obtain a low distortion signal. Moreover, due to the mitigated voltage edge encountered, $\Delta v_{lo} = \frac{E}{2}$ and $v_{lo} = E$, the influence of connection parasitic elements on resonant phenomenons is limited as displayed in Fig. 12. This figure, highlights that
modelling scheme given in Fig. 4 is fulfilled. Let us remark that the rising edges can be split by using a triangle carrier. Consequently, it will produce only $\Delta v_{lo} = \frac{E}{2}$ voltage edges. Moreover, every carrier waveforms is suitable to the proposed modulation scheme.

V. CONCLUSION

This paper illustrates the application of a method based on the generalized inverse to solve linear systems. It is applied to a $3LT^2C$ inverter switching cell. In a first step, the study describes the mathematical model of the modulated inverter leg. The modulation scheme revealed, is based on a carrier based PWM scheme. Then a pseudo-inverse is used to generate the admissible solution set. Among the solution set obtained, 3 specific solutions are discussed. They are compared from the
switching losses and voltage edges, point of view. Simulation results are provided.

As far as the method is concerned, it is pointed out that a single carrier is needed while all possible solutions are highlighted. Because the modulating signal obtained is compatible to a time rate and related to a switching time, it can be inserted in a SVM scheme. This is due to the fact that the modulation modelling method is generic.

This study considered an insulated 3-switches cell. It is obvious that this structure can be connected to similar structures to build a 3-phases inverter. As far as the modulation model is considered, this method can be applied. Indeed, the model of the lines voltage of 3-phases inverter can be obtained by duplicating the line model on the three phases. The load model is then used to obtain the load voltage.

The model obtained is still consistent and also admits an infinity of solutions. Thus, the generalized inverse remains a suitable tool to handle the solution definition. The current work aims at dealing with the maximal rank factorization that exhibits the degrees of freedom of such a system.

Future work will provide experimental results of the proposed approach. The 3-phases inverter of the experimental testbench will be made of three normal T-type switching cells modules (APTGLQ40HR120CT3G from Microsemi in Fig 13). A classical scheme will be used for the control/command layer: the command signals will be send to the switches trough a DSP ACE device embedded with FPGA in order to format the signals (i.e. inclusion of the dead time).

REFERENCES